理工书库 lilin | Category: Charge pump (CP);delta–sigma;dynamic mismatch;dynamic mismatch corner frequency;flicker noise;flicker noise corner frequency;fractional-N frequency synthesizer (Frac-N);frequency synthesizer;gain mismatch;gain mismatch corner frequency;phase frequency detector (PFD);phase noise;reset delay mismatch;rms phase error;spurs;thermal noise;voltage-controlled oscillator (VCO)

Discover (Random Books)

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance Limits and Robust Implementations by Friedel Gerfers, Maurits Ortmanns (z-lib.org)

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...

Analysis and Design of Monolithic, High PSR, Linear Regulators for SoC Applications

Analysis and Design of Monolithic, High PSR, Linear Regulators ...

CMOS: Circuit Design, Layout, and Simulation

CMOS: Circuit Design, Layout, and Simulation

ADC-based Receivers for Wireline Communication

ADC-based Receivers for Wireline Communication

PDFￗﾪﾻﾻￆ￷

PDFￗﾪﾻﾻￆ￷

PDFￗﾪﾻﾻￆ￷

Layout Techniques for Integrated Circuit Designers

Layout Techniques for Integrated Circuit Designers

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

刘豹唐万生主编

FSM

FSM

509764_1_En_Print.indd

509764_1_En_Print[..]

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, IEEE Journal of

A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...

2019 Book Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...

ADS射频电路设计与仿真从入门到精通

ADS射频电路设计与仿真从入门到精通

TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference

TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide

射频集成电路与系统

射频集成电路与系统

李智群王志功编著

高性能流水线模数转换器及其数字校准技术研究贾华宇

高性能流水线模数转换器及其数字校准[..] 贾华宇

ESD in Silicon Integrated Circuits

ESD in Silicon Integrated Circuits

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...

Category: Charge pump (CP);delta&#8211;sigma;dynamic mismatch;dynamic mismatch corner frequency;flicker noise;flicker noise corner frequency;fractional-N frequency synthesizer (Frac-N);frequency synthesizer;gain mismatch;gain mismatch corner frequency;phase frequency detector (PFD);phase noise;reset delay mismatch;rms phase error;spurs;thermal noise;voltage-controlled oscillator (VCO)

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf