LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
未知
LDO工作原理详解
Power supply rejection ratio in operational transconductance ...
IEEE
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
CN106656160A-上海集成[..]
模拟集成电路设计与仿真 何乐年
Edward
高精度、快速瞬态响应LDO电路设计
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
Mechanical Design Handbook Measurement, Analysis and Control ...
5.0Gbps高速串行USB3.0[..]
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
工作于亚阈值区的偏置基准电路-峰值电流镜
光通信集成电路设计第2版中文——拉扎维
Low power and low voltage chopper amplifier without LPF
Julia中文文档
lnaDesign2
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.