阻抗匹配与史密斯（Smith）圆图[..]
未知
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
微波工程
David M. Pozar
Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
DCDC-EECS-2011-94
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
射频电路与芯片设计要点（中文版）
Microelectronic circuits 6th edition
Physical design essentials an ASIC design implementation perspective ...
Session 3: Highlighted Chip Releases: Modern Digital SoCs
CMOS Mix-Signal Circuit Design Baker
NONE
TOM
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
eetop.cn TN07CLDR001 1 3
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.