CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
未知
全差分运算放大器设计
唐长文
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
Session 27
一种用于低功耗LDO的CMOS电压[..]
RF Matching Workshop
XU,YUE (K-China,ex1)
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
适用于高速闪存的超快无片外电容LDO
lnaDesign2
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
ESD in Silicon Integrated Circuits
xCalibrate Batch User's Manual
Siemens Industry Software
PyCell Studio Tutorial
Inc. Synopsys
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
PLL 设计仿真及应用
Roland E. Best
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
IEEE
eetop.cn 线性代数及其应用(英文第四版-Gi[..] Strang
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray