393747_Print.indd
0009172
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Session 11: Advanced Wireline Links and Techniques
未知
eetop.cn TN07CLDR001 1 3
数值分析（第5版）习题解答
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Voltus-Fi Hierarchical IR Drop and EM Analysis
PrimeSim� HSPICE® User Guide: Basic Simulation and Analysis
Inc. Synopsys
拉扎维 数据转换器设计 原版 (1)
A0130105
Preeti Sharma
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
US6380806B1-Diffe[..] telescopic operational amplifier having ...
Parallel Sparse Direct Solver for Integrated Circuit Simulation ...
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
0071509054.pdf
IEEE Standard for Ethernet