24位96KSPSΣ-Δ调制器的设计
CBJ
Research and Design of Buck-Boost DC-DC Converter
CNKI
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
ISSCC2021-1 3
未知
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
ESD Design and Synthesis
王华老师射频功放教材
一种高摆率低功耗无片外电容的LDO设计
Microsoft Word - PREAMBLE.DOC
Administrator
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
High Efficiency RF and Microwave Solid State Power Amplifiers
Paolo Colantonio, Franco Giannini & Ernesto Limiti
The Art of Analog Layout, Second Edition
Alan Hastings
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
S_Para_E.PM6
Dz@PMAN-PC2
反馈系统
Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)
Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta
PrimeTime User Guide
Synopsys, Inc.
基准源、噪声、开关电容及Monte Carlo仿真
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin