A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Architectures for RF Frequency Synthesizers (The Springer International ...
未知
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
Operational Amplifiers Theory and Design (Johan Huijsing (auth.)) ...
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
低噪声快速建立的全片内LDO设计
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
精通开关电源设计（第2版）
Principles of Verilog Digital Design
Wen-Long Chin
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Questa Verification IP Data Book
Mentor Graphics Corporation
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
IEEE Standard for Ethernet
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
PCI Express Base r3.0
Handbook of Power Management Circuits
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...