阻抗匹配与史密斯（Smith）圆图[..]
未知
Design Procedure for Two-Stage CMOS Transconductance Operational ...
高等数学 第7版 上
同济大学数学系编
Calibre® xRC User's Manual
Siemens Industry Software
BesserWM35.vp:Cor[..] 7.0
jpaiva
CMOS 带隙基准源研究-tangzhangwen
zwtang
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
The Problem of PLL Power Consumption
Behzad Razavi
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
一种大电流LDO稳压器的设计
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
Tempus User Guide
Inc. Cadence Design Sys tems
Radio Frequency System Architecture and Design
Virtuoso Multi-Mode Simulation with Spectre Platform
ISSCC2021-T5-Cali[..] Techniques in ADCs
Cadence PVS Developers Guide
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.