PLL WITH LOW SPURS
未知
LDO的三种频率补偿方案实现
ISSCC2021-T5-Cali[..] Techniques in ADCs
模拟IC设计
格雷
Power supply rejection ratio in operational transconductance ...
IEEE
工程电路分析
深入理解LINUX虚拟内存管理
（爱尔兰）MEL GORMAN著
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
Session 13
SAR ADC和SD ADC设计-工业应用
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
Low power and low voltage chopper amplifier without LPF
Session 5: Analog Interfaces
PrimeSim� EMIR Reference Manual
Inc. Synopsys
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
PrimeSim� User Guide: Pro and SPICE
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.