Diva Reference
Inc. Cadence Design Sys tems
AM-PM distorion
未知
Session 8
一种适用于DDR内存驱动的LDO芯片设计
Session 13
Session 4: Processors
CN105530002B-中电华大[..]
ISSCC2021 Session 27
ISSCC2021-SC2
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
一种LDO使能控制端失效的分析方法
Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
Analysis and design of monolithic, high PSR, linear regulators ...
Session 27
CMOS模拟IP线性集成电路 (1)
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
Microstrip Filters for RFMicrowave Applications, Second Edition ...
4<8=8AB@0B>@
模拟集成电路的分析与设计格雷 第四版
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校