The Delta-Sigma Modulator [A Circuit for All Seasons]
Behzad Razavi
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Constraining Designs for Synthesis and Timing Analysis A Practical ...
未知
Using the Python API to Develop Process Portable PyCells
Inc. Synopsys
Avalon® Interface Specifications
Intel Corporation
NoiseDesign.dvi
软件无线电原理与应用 [楼才义，徐建良，杨小牛 编著] 2014年版
RF Sampling for Multi-band Radios
Texas Instruments, Incorporated [SBAA328,*]
数值分析 第五版 (李庆扬 王能超 易大义) (z-lib.org)
Session 34: Emerging Imaging Solutions
TrnoiseAN.fm
mtian
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
拉扎维模拟CMOS集成电路第二版最新答案
Phase Locked Loops for Wireless Communications
CMOS IC LAYOUT
Wei Zhi
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
低压低功耗CMOS带隙电压基准及启[..] 许长喜
高精度带隙基准电压源的研究与设计
iData
Presentation
Gaurav Singh
高精度带隙基准电压源研究与设计
田兴果