Cadence高速电路板设计与仿真 信号与电源完整性分析 第5版
未知
多采样率系统：采样率转换和数字滤波器组
Analog-to-Digital Conversion 3rd
Session 17: DC-DC Converters
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
基准源、噪声、开关电容及Monte Carlo仿真
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
AN 812: Platform Designer System Design Tutorial
Intel Corporation
A Low Power Two Stages CMOS OpAmp
Digital integrated circuit design using verilog and systemverilog ...
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
gmId方法原理
The Designer’s Guide to Spice and Spectre by Kenneth S. Kundert ...
4<8=8AB@0B>@
A mixed-mode esd protection circuit simulation-design methodology ...
RF Circuit Design
tromeros
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
DELAY LOCKLOOP CIRCUIT
Bowick, Christopher;Blyler, John;Ajluni, Cheryl