TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
未知
NoiseDesign.dvi
基于CMOS工艺的全芯片ESD保护[..]
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
实例讲解multisim10电路仿真
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
IEEE
射频系统内低中频滤波器的设计和研究
PLL 设计仿真及应用
Roland E. Best
On-Chip Compensated Error Amplifier for
AN827_RevA.fm
mamiller
Virtuoso Multi-Mode Simulation with Spectre Platform