Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
低压差电压调节器技术发展动态
未知
ISSCC2021 Session 21
AMBA总线规范_V2.0
kongsuo
MATLAB信号处理
刘波
High Speed Data Converters
Ahmed M.A. Ali
Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
Next-Generation ADCs, High-Performance Power Management, and ...
基准源和温度检测模块设计-tang[..]
zwtang
功率谱密度计算
yzx
Microsoft Word - 131_63212-IJAER ok 4118-modified document
AA
Session 31: Analog Techniques
NumericalAnalysis[..]
Digital Logic and Computer Design
M. MORRIS MANO
examples
server1
VerilogA系统设计与仿真(可[..]
数字集成电路物理设计
陈春章 艾 霞 王国雄 编著