Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
两种新型CMOS带隙基准电路 程军
CNKI
模拟集成电路设计精粹英文版
未知
Wishbone B4
michael
CMOS带隙基准源研究
zwtang
Ring PLL的详细设计博士论文
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Next-Generation ADCs, High-Performance Power Management, and ...
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
柯明道ESD简洁版
zju
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
Verification of SD/MMC Controller IP Using UVM
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
一种带过温过流过压保护的LDO设计
compact trimming design of a high precision reference
CN104977963A-兆易创新[..]
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society