verilog HDL那些事
akuei2
Noise in Solid-state Devices and Lasers
未知
低功率、高分辨率的A-D转换器@2018
作者
一种LDO使能控制端失效的分析方法
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
Spectre Circuit Simulator RF Analysis Theory
Inc. Cadence Design Sys tems
一种低静态电流、高稳定性的LDO线[..]
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA
A CMOS Chopper Opamp with Integrated Low-Pass Filter
Microstrip Filters for RFMicrowave Applications, Second Edition ...
4<8=8AB@0B>@
Instruction for Camera-Ready Paper
Guo-Ping Ru
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
ISSCC2021-SC1
拉扎维模拟CMOS集成电路第二版最新答案
CMOS模拟IP线性集成电路 (1)
LINUX设备驱动程序
Jonathan Corbet，Alessandro Rubini，Greg Kroah-Hartman著；魏永明，耿岳，钟书毅译
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society