理工书库 lilin | Category: IP reuse

Discover (Random Books)

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

数字信号处理及其matlab实现

数字信号处理及其matlab实现

Antennas : From Theory to Practice

Antennas : From Theory to Practice

Yi Huang, Kevin Boyle

Session 35: Adaptive Digital Techniques for Variation Tolerant Systems

Session 35: Adaptive Digital Techniques for Variation Tolerant ...

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition (Reaff 2003) as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, and 802.11d-2001], Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...

LAN/MAN Standards Committee of the IEEE Computer Society

SSReader Print.

SSReader Print.

CMOS模拟集成电路设计与仿真实例基于Hspice

CMOS模拟集成电路设计与仿真实例基于Hspice

高速数字电路设计中信号完整性分析与研究

高速数字电路设计中信号完整性分析与研究

运放仿真方法整理

运放仿真方法整理

Simulating Switched-Capacitor Filters with SpectreRF

Simulating Switched-Capacitor Filters with SpectreRF

数字滤波器的MATLAB与FPGA实现：ALTERAVERILOG

数字滤波器的MATLAB与FPGA[..]

A0130105

A0130105

ISSCC2020-01 Visuals

ISSCC2020-01 Visuals

Static timing analysis for nanometer designs a practical approach (Rakesh Chadha, J. Bhasker (auth.)) (z-lib.org)

Static timing analysis for nanometer designs a practical approach ...

半导体器件物理与工艺（第三版）参考答案

半导体器件物理与工艺（第三版）参考答案

Modeling Jitter in PLL-based Frequency Synthesizers

Modeling Jitter in PLL-based Frequency Synthesizers

Handbook in Monte Carlo Simulation

Handbook in Monte Carlo Simulation

Paolo Brandimarte

USB 3.0中五分频电路设计

USB 3.0中五分频电路设计

Category: IP reuse

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society