SARADC设计
李福乐
<4D6963726F736F66[..]
linjie
一种低压CMOSLDO稳压电源电路
未知
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
Session 5
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
Session 21
examples
server1
数据转换器
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
Analog Circuit Design Volume 2 Immersion in the Black Art of ...
Bob Dobkin,John Hamburger
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
RISC-V IOMMU Architecture Specification
IOMMU Task Group
Session 8: Ultra-High-Speed Wireline
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译