A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
ee214b gmid
未知
ISM-PLL
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Dynamic Response of Linear Systems Impact of Pole & Zero Locations
Introduction to AMBA Bus System
吳欣龍
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
PrimeSim� User Guide: Pro and SPICE
Inc. Synopsys
集成电路版图设计
余华，师建英编著
RF Circuit Design
Bowick, Christopher;Blyler, John;Ajluni, Cheryl
Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. ...
模拟集成电路设计与仿真 何乐年
Edward
模拟集成电路分析与设计
格雷
分段温度曲率补偿双极工艺带隙基准设计
二级米勒补偿运算放大器设计教程
Ray
S_Para_E.PM6
Dz@PMAN-PC2
Quantus Extraction Users Manual
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Vivado Design Suite User Guide: Logic Simulation (UG900)