CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
EDA for IC implementation, circuit design, and process technology ...
未知
TEMPERATURE AND PROCESS (56) COMPENSATED CURRENT REFERENCE CIRCUITS
概率论与数理统计教程（第2版） (茆诗松) (Z-Library)
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
EDA for IC Implementation, Circuit Design, and Process Technology
Grant Martin & Louis Scheffer, Luciano Lavagno
基于CMOS工艺的全芯片ESD保护[..]
科学元典丛书 控制论：或关于在动物和机器中控制和[..]
[美]维纳著
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
bstj.1932.Nyquist, H.-Regeneration Theory
Architectures for RF Frequency Synthesizers (The Springer International ...
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
SystemVerilog验证 测试平台编写指南
Simulink Coverage User's Guide
The MathWorks, Inc.
Digitally-assisted design of data converters
4<8=8AB@0B>@
半导体物理学 （第七版）
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.