CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
未知
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
USB2.0协议中文版
Jungle
Numerical Methods for Engineering: An introduction using MATLAB® ...
Karl F. Warnick
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
A gm/ID Based Methodology for the Design of CMOS Analog Circuits ...
IEEE
CMOS模拟集成电路设计与仿真实例 基于Hspice
用于低相位噪声LC VCO的低噪声可调LDO的设计
PrimeSim� HSPICE® User Guide: Advanced Analog Simulation and ...
Inc. Synopsys
Session 17
德州仪器高性能模拟器件高效应用指南[..] 大学计划
Texas Instruments, Incorporated [ZHCP055,*]
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA
2.7Gbps收发器中LVDS驱动[..]
JSSC 202212
How to Calculate Balun Performances using ADS Expressions
Che-Sheng Chen
用于OFDM+UWB系统中的中频滤[..]
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
两种新型CMOS带隙基准电路 程军
CNKI
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.