ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
未知
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Practical RF Amplifier Design and Performance Optimization with ...
LDO的三种频率补偿方案实现
CN106656160A-上海集成[..]
NONE
TOM
看一个TI老工程师如何驯服精密放大器
CMOS Analog Circuit Design (1)
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
UVM实战（卷Ⅰ)
张强编著
Modern Semiconductor Devices for Integrated Circuits
Chenming Calvin Hu
te.2005.杨氏零点再发现
Session 36
相位噪声jitter基本定义
yzx
高数第七版 下册
系统芯片中的全数字锁相环设计
CMOS集成电路中静电防护电路的设[..]
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.