BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
多采样率系统：采样率转换和数字滤波器组
未知
ESD Design and Synthesis (1)
ch3_pnjunction
Claudio Talarico
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
Wiener-Khinchin theorem
Cadence高速电路板设计
一种基于内部迟滞比较器的新型RC振荡器
LDO低压差线性稳压器核心电路的设计
Verilog HDL Design Examples
Joseph Cavanagh
Session 8: Ultra-High-Speed Wireline
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
eetop.cn TN07CLDR001 1 3
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
Introduction to advance node feathers
88691
Report for current mirror OPAMP
ARM AMBA 5 AHB Protocol Specification AHB5, AHB-Lite
ARM Limited
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.