ISSCC2021 Session 23
未知
射频接收机中模拟信道滤波器设计
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
ISSCC2021-SC4
Virtuoso Spectre Circuit Simulator RF Analysis Theory
Cadence Design Systems, Inc.
PLL频率合成器的杂散性能分析
NumericalOptimiza[..]
用于OFDM+UWB系统中的中频滤[..]
A mixed-mode esd protection circuit simulation-design methodology ...
无电容型LDO的研究现状与进展
JSSC 202212
Wiener-Khinchin theorem
A bandgap reference using chopping for reduction of
ESD设计与综合
作者
PDFѹËõÆ÷
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
ISSCC2021-T4-Meas[..] and Evaluating the Security Level of ...
低功耗CMOS逐次逼近型模数转换器 [朱樟明，杨银堂著][科学出版社][..]
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.