ADS2011射频电路设计与仿真实例
徐兴福著
Verilog数字系统设计教程
未知
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
Verification of SD/MMC Controller IP Using UVM
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
bingdian001.com
低功耗的高速高精度运放设计
Microsoft Word - translator_prefac[..]
Zhiping Yu
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
0132642786.pdf
Neil H. E. Weste
Advanced Analog Building Blocks
Shen
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
电子电路的计算机辅助分析与设计方法.汪蕙
Session 23
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
Avalon® Interface Specifications
Intel Corporation