Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
全数字锁相环建模及分析代码-2014
未知
软件无线电原理与应用 [楼才义，徐建良，杨小牛 编著] 2014年版
IP3 and Intermodulation Guide | Maxim Integrated
ADS2011射频电路设计与仿真实例
徐兴福著
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
A TIA in CMOS 0.18um
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
从零开始学IDA逆向1-31章
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
MIPI高速数据接口的研究与实现
Solution-for-Design of Analog CMOS Integrated Circuits 2nd
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
Spectre Circuit Simulator Reference
Inc. Cadence Design Sys tems
阻抗匹配与史密斯（Smith）圆图[..]
Microsoft Word - I2C×ÜÏ߹淶.doc
lihongfeng
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
Avalon Tri-state Conduit Components User Guide
Altera Corporation