VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
未知
24位96KSPSΣ-Δ调制器的设计
CBJ
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
Session 7
1V供电的低噪声带隙基准电压源
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
Wishbone B4
michael
Antenna Theory
Constantine A. Balanis
运算放大器 理论与设计 9影印版 （荷）惠意欣著
Avalon Tri-state Conduit Components User Guide
Altera Corporation
Simulation of Dynamic Systems with MATLAB® and Simulink®, Third ...
Harold Klee & Randal Allen
高速信令-抖动建模-分析预算
纳米级CMOS逐次逼近A D转换器设计研究与实现
ISSCC2021-T5-Cali[..] Techniques in ADCs
锁相环相位噪声与环路带宽的关系分析
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
Microsoft Word - xx3_apx_ce.doc
Rashaunda Henderson
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
PCI Express PHY v1.0 LogiCORE IP Product Guide