The Problem of PLL Power Consumption
Behzad Razavi
PCI Express Base 4.0
未知
Microstrip Filters for RFMicrowave Applications, Second Edition ...
4<8=8AB@0B>@
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
电路设计仿真
jianggx
Session 27
一种快速瞬态响应的无片外电容LDO的设计
RISC-V IOMMU Architecture Specification
IOMMU Task Group
全差分运算放大器设计
唐长文
锁相环相位噪声与环路带宽的关系分析
现代控制理论 （第三版）
刘豹 唐万生主编
PrimeWave� Design Environment for Reliability Analysis User ...
Inc. Synopsys
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
Method of Moments for 2D Scattering Problems
Christophe Bourlier
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
CN104977963A-兆易创新[..] (1)
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
PCI Express PHY v1.0 LogiCORE IP Product Guide