VerilogA系统设计与仿真（可[..]
未知
ISSCC2021-SC1
SKILL Development of Parameterized Cells 5141
IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...
LAN/MAN Standards Committee of the IEEE Computer Society
Front Cover Circuit Analysis I.qxd (Page 1)
Karris, Steven T.
基准源、噪声、开关电容及Monte Carlo仿真
Using the Python API to Develop Process Portable PyCells
Inc. Synopsys
Session 13: Cyro-CMOS for Quantum Computing
Middlebrook Part 2
mwidmer
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
Three Stages CMOS OpAmp
微电子电路 （下册） （第5版）
Calibre® WORKbench User's and Reference Manual
Siemens Industry Software
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
基于CMOS工艺的全芯片ESD保护[..]
FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...