一种快速瞬态响应LDO的设计与实现
TOM
Sweetspot
未知
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
一种具有高电源抑制比的低功耗CMO[..] 汪宁
PrimeTime User Guide
Synopsys, Inc.
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
The Problem of PLL Power Consumption
Behzad Razavi
ISSCC2021-SC3
Physical design essentials an ASIC design implementation perspective ...
模拟CMOS集成电路设计 第一版
UNIX环境高级编程
W.RICHARD STEVENS
Session 20: High-Performance VCOs
Razavi Analog CMOS
Bandgap & LDO-李福乐
Administrator
TrnoiseAN.fm
mtian
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
LDO低输出噪声的分析与优化设计 朱勤为
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
PCI Express PHY v1.0 LogiCORE IP Product Guide