LDO环路稳定性仿真分析
未知
共源共栅实验五
USER
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
一种基于LDO稳压器的带隙基准电压源设计
lnaDesign2
A0130105
Preeti Sharma
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
一个全差分运放电路的设计
Administrator
高性能音频Delta-Sigma数[..]
低功耗CMOS逐次逼近型模数转换器 [朱樟明,杨银堂著][科学出版社][..]
Layout Techniques for Integrated Circuit Designers
Sahrling
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
Microsoft Word - 异步FIFO的设计.doc
Jerry
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
抗浪涌静电器件防护机理与片上集成实验研究
Legend User
Razavi Analog CMOS
LDO设计小结二
zeng zhen
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation