PLL频率合成器的杂散性能分析
未知
开关电源控制环路设计
数值分析
Striving for small-signal stability - IEEE Circuits and Devices ...
IEEE
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
深亚微米CMOS工艺ESD器件结构[..]
微软用户
Katsuhiko Ogata
dynstab2/ThePirateBay
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Session 36: Hardware Security
Understanding Delta-Sigma Data Converters
GABOR C. TEMES & Richard Schreier
CN103036558B-SMIC[..]
用于射频SOC芯片的低噪声高电源抑[..]
DDS信号发生器的实现
Administrator
Next-Generation ADCs, High-Performance Power Management, and ...
工作在亚阈值区CMOS OTA的研究
AD9635 cn
CMOS模拟集成电路设计与仿真实例[..]
一种动态零点补偿的LDO线性稳压器设计
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...