A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
ISSCC2021-T5-Cali[..] Techniques in ADCs
未知
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
python 数值分析
Mirella Misiaszek
射频微电子学 (Behzad Razavi) (Z-Library)
Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
Delta-sigma ADC
jianggx
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
0071509054.pdf
学校代码： 10246
tcheng
模拟CMOS集成电路设计（拉扎维）答案
陈鹏远
半导体器件物理(原书第三版)中文版[..]
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
一种无片外电容LDO的瞬态增强电路设计
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
IEEE Standard for Ethernet