理工书库 lilin
  • Advanced Search
  • Guest
  • Browse
  • Books
  • Discover
  • Shelves
  • ADC与DAC (Public)
  • CPU GPU SOC (Public)
  • EDA开发技术 (Public)
  • FPGA (Public)
  • IO ESD (Public)
  • SPICE网表 SPICE仿真器 (Public)
  • linux (Public)
  • verilog (Public)
  • 优化理论 OPTIM (Public)
  • 低噪放LNA (Public)
  • 信号完整性和电源完整性 SI PI (Public)
  • 信号系统与无线收发机signal wireless (Public)
  • 光传输 (Public)
  • 几何 图形学 (Public)
  • 功率放大器PA (Public)
  • 半导体工艺 PDK model TCAD (Public)
  • 噪声分析 noise (Public)
  • 图像处理 (Public)
  • 射频.微波.天线 RF MW NT (Public)
  • 开关电源 线性稳压源 带隙基准源 电源管理 DCDC ACDC LDO BGR PM (Public)
  • 微积分 微分方程 diffEq (Public)
  • 总线与接口 bus (Public)
  • 振荡器OSC 压控振荡器VCO (Public)
  • 控制系统 稳定性 补偿 (Public)
  • 数值分析 numerical analysis (Public)
  • 数字IC后端 (Public)
  • 数字IC设计 (Public)
  • 数字IC验证 (Public)
  • 数字信号处理 (Public)
  • 有限元 FEM (Public)
  • 概率与统计 (Public)
  • 模拟IC教材 (Public)
  • 模拟电路优化 gmid (Public)
  • 比较器 comparator (Public)
  • 波形分析与测量 频谱分析 wave analysis (Public)
  • 混频器 mixer (Public)
  • 滤波器 filter (Public)
  • 版图后端PV RC EMIR (Public)
  • 版图设计 layout (Public)
  • 电磁场与电磁波 EM (Public)
  • 电荷泵 CP (Public)
  • 电路基础 basic ciruit (Public)
  • 科学计算及MATLAB (Public)
  • 线性代数linear algebra (Public)
  • 谐波平衡 HB (Public)
  • 运放 开关电容 OPAMP SC (Public)
  • 锁相环 PLL DLL (Public)
  • 静态时序分析 STA (Public)
  • 音频处理 (Public)

Discover (Random Books)

Calibre® WORKbench User's and Reference Manual

Calibre® WORKbench User's and Reference Manual

Siemens Industry Software

基于延迟锁相环的时钟发生器设计

基于延迟锁相环的时钟发生器设计

未知

ISSCC2021-SC4

ISSCC2021-SC4

未知

Introduction to RF Simulation and its Application

Introduction to RF Simulation and its Application

Ken Kundert

PCI.Express.Base.2.0

PCI.Express.Base.2.0

未知

ssreader

ssreader

ssreader

Harmonic balance finite element method applications in nonlinear electromagnetics and power systems (Lu, Junwei Yamada, Sotoshi Zhao, Xiaojun) (z-lib.org)

Harmonic balance finite element method applications in nonlinear ...

未知

Design of Bandgap Reference and Current Reference Generator with Low Supply Voltage

Design of Bandgap Reference and Current Reference Generator ...

未知

12位50Msps流水线A D转换器的研究与设计

12位50Msps流水线A D转换器的研究与设计

未知

Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry (eds.) (z-lib.org)

Computational Intelligence in Analog and Mixed-Signal (AMS) ...

未知

Analysis and Design of CMOS Clocking Circuits for Low Phase Noise

Analysis and Design of CMOS Clocking Circuits for Low Phase ...

Woorham Bae & Deog-Kyoon Jeong

Microsoft Word - AXI protocol 翻译.doc

Microsoft Word - AXI protocol 翻译.doc

<C0EECBB6>

TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference

TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference

未知

Session 26V

Session 26V

未知

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

ramullen

A comparative study of various current mirror configurations_ Topologies and characteristics

A comparative study of various current mirror configurations_ ...

Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta

参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

未知

Category: Vivado

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...

Xilinx, Inc.

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Xilinx, Inc.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Xilinx, Inc.

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

Xilinx, Inc.

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)

Xilinx, Inc.

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide

Xilinx, Inc.

Book Details

...