理工书库 lilin | Category: UltraScale

Discover (Random Books)

Design of Low Noise Amplifiers

Design of Low Noise Amplifiers

AD9635 cn

AD9635 cn

CMOS模拟IP线性集成电路

CMOS模拟IP线性集成电路

数值分析

数值分析

Next-Generation ADCs, High-Performance Power Management, and Technology Consider

Next-Generation ADCs, High-Performance Power Management, and ...

Middlebrook Part 1

Middlebrook Part 1

SSReader Print.

SSReader Print.

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

CMOS Mixed-Signal Circuit Design, 2nd Ed

CMOS Mixed-Signal Circuit Design, 2nd Ed

Introduction to Linear Algebra by Gilbert Strang (z-lib.org)

Introduction to Linear Algebra by Gilbert Strang (z-lib.org)

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...

Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao

untitled

untitled

Wiener-Khinchin theorem

Wiener-Khinchin theorem

The Design of Low-Noise Bandgap References - Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on

The Design of Low-Noise Bandgap References - Circuits and Systems ...

Microstrip Filters for RFMicrowave Applications, Second Edition by JiaSheng Hong(auth.), Kai Chang(eds.) (z-lib.org)

Microstrip Filters for RFMicrowave Applications, Second Edition ...

SKILL Development of Parameterized Cells 5141

SKILL Development of Parameterized Cells 5141

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin

Category: UltraScale

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide