A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
PLL Perfomance, Simulation, and Design
Dean Banerjee
模拟集成电路设计与仿真 何乐年
Edward
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
射频集成电路中模拟基带滤波器的设计和实现 石欢
未知
LDO低压差线性稳压器核心电路的设计
PWM/PFM 模式 DC-DC 升压转换器电路的设计
yyk
ADS基础与低噪放设计
kj3
Three Stages CMOS OpAmp
相位噪声、通行链路预算
yzx
A simple three-terminal IC bandgap reference
A.P. Brokaw
深入理解linux内核(第三版)
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
学校代码 10530 学 号 201110061316
zxsr70885
PCI Express Base r3.0
DUTY CYCLE CORRECTION CIRCUITRY
高数第七版 下册
Nios II Processor Reference Guide
Intel Corporation