理工书库 lilin
  • Advanced Search
  • Guest
  • Browse
  • Books
  • Discover
  • Shelves
  • ADC与DAC (Public)
  • CPU GPU SOC (Public)
  • EDA开发技术 (Public)
  • FPGA (Public)
  • IO ESD (Public)
  • SPICE网表 SPICE仿真器 (Public)
  • linux (Public)
  • verilog (Public)
  • 优化理论 OPTIM (Public)
  • 低噪放LNA (Public)
  • 信号完整性和电源完整性 SI PI (Public)
  • 信号系统与无线收发机signal wireless (Public)
  • 光传输 (Public)
  • 几何 图形学 (Public)
  • 功率放大器PA (Public)
  • 半导体工艺 PDK model TCAD (Public)
  • 噪声分析 noise (Public)
  • 图像处理 (Public)
  • 射频.微波.天线 RF MW NT (Public)
  • 开关电源 线性稳压源 带隙基准源 电源管理 DCDC ACDC LDO BGR PM (Public)
  • 微积分 微分方程 diffEq (Public)
  • 总线与接口 bus (Public)
  • 振荡器OSC 压控振荡器VCO (Public)
  • 控制系统 稳定性 补偿 (Public)
  • 数值分析 numerical analysis (Public)
  • 数字IC后端 (Public)
  • 数字IC设计 (Public)
  • 数字IC验证 (Public)
  • 数字信号处理 (Public)
  • 有限元 FEM (Public)
  • 概率与统计 (Public)
  • 模拟IC教材 (Public)
  • 模拟电路优化 gmid (Public)
  • 比较器 comparator (Public)
  • 波形分析与测量 频谱分析 wave analysis (Public)
  • 混频器 mixer (Public)
  • 滤波器 filter (Public)
  • 版图后端PV RC EMIR (Public)
  • 版图设计 layout (Public)
  • 电磁场与电磁波 EM (Public)
  • 电荷泵 CP (Public)
  • 电路基础 basic ciruit (Public)
  • 科学计算及MATLAB (Public)
  • 线性代数linear algebra (Public)
  • 谐波平衡 HB (Public)
  • 运放 开关电容 OPAMP SC (Public)
  • 锁相环 PLL DLL (Public)
  • 静态时序分析 STA (Public)
  • 音频处理 (Public)

Discover (Random Books)

一种具有温度补偿 高电源抑制比的带隙基准源 何捷 (1)

一种具有温度补偿 高电源抑制比的带隙基准源 何捷 (1)

未知

High Efficiency RF and Microwave Solid State Power Amplifiers

High Efficiency RF and Microwave Solid State Power Amplifiers

Paolo Colantonio, Franco Giannini & Ernesto Limiti

Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power Amplifier for 5G Communication Radios

Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...

Jaehun Lee & Ji-Seon Paek & Songcheol Hong

mssc.2015.The StrongARM Latch

mssc.2015.The StrongARM Latch

未知

RISC-V手册

RISC-V手册

Da

High Speed Data Converters

High Speed Data Converters

Ahmed M.A. Ali

模拟集成电路分析与设计(第二版)

模拟集成电路分析与设计(第二版)

未知

基准源、噪声、开关电容及Monte Carlo仿真

基准源、噪声、开关电容及Monte Carlo仿真

未知

低噪声快速建立的全片内LDO设计

低噪声快速建立的全片内LDO设计

未知

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

Accurate and Rapid Measurement of IP2 and IP3

Accurate and Rapid Measurement of IP2 and IP3

Ken Kundert

A comparative study of various current mirror configurations_ Topologies and characteristics

A comparative study of various current mirror configurations_ ...

Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta

《自动控制原理》[卢京潮 编著]

《自动控制原理》[卢京潮 编著]

未知

Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)

Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)

未知

High-Frequency Integrated Circuits

High-Frequency Integrated Circuits

Voinigescu, Sorin

BesserWM35.vp:CorelVentura 7.0

BesserWM35.vp:Cor[..] 7.0

jpaiva

Oversampling Delta-Sigma Data Converters lowRes Candy

Oversampling Delta-Sigma Data Converters lowRes Candy

未知

基于0.13μm SOI CMOS工艺的高性能LDO设计

基于0.13μm SOI CMOS工艺的高性能LDO设计

未知

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Xilinx, Inc.

Book Details

...