理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Gray Hurst Analysis and Design of Analog Integra

Gray Hurst Analysis and Design of Analog Integra

概率论基础教程原书第9版

概率论基础教程原书第9版

（美）罗斯著

2-Stage OTA Design

2-Stage OTA Design

Session 4: Processors

Session 4: Processors

Linear Circuit Transfer Functions: An Introduction to Fast Analytical Techniques

Linear Circuit Transfer Functions: An Introduction to Fast Analytical ...

Christophe P. Basso

教材：李庆扬数值分析-第五版

教材：李庆扬数值分析-第五版

RF and Microwave Power Amplifier Design Grebennikov 2004 PPT

RF and Microwave Power Amplifier Design Grebennikov 2004 PPT

A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With Integrated Low-Power Oscillator- Driven Charge-Pump and Switched-Capacitor Pole Tracking Compensation

A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...

Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar

电路

一种极低静态电流LDO线性稳压器的设计

一种极低静态电流LDO线性稳压器的设计

二级运放建立时间与相位裕度的分析与优化

二级运放建立时间与相位裕度的分析与优化

高能效流水线模数转换器的研究与设计

高能效流水线模数转换器的研究与设计

Session 24

Session 24

Algorithms for VLSI Physical Design Automation, 3E

Algorithms for VLSI Physical Design Automation, 3E

Naveed Sherwani

A detailed analysis of power-supply noise attenuation in bandgap voltage references - Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on

A detailed analysis of power-supply noise attenuation in bandgap ...

一种具有过温与过流保护功能的LDO

一种具有过温与过流保护功能的LDO

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

AD9635 cn

AD9635 cn

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)