理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

计算PSRR的新方法

计算PSRR的新方法

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

一种大电流LDO稳压器的设计

一种大电流LDO稳压器的设计

拉扎维数据转换器设计原版 (1)

拉扎维数据转换器设计原版 (1)

Avalon® Interface Specifications

Avalon® Interface Specifications

Intel Corporation

二级运放设计

二级运放设计

NumericalAnalysisWithPython

NumericalAnalysis[..]

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition (Reaff 2003) as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, and 802.11d-2001], Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...

LAN/MAN Standards Committee of the IEEE Computer Society

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA 4 AXI User Guide, Version 2020.03a

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...

拉扎维数据转换器设计原版

拉扎维数据转换器设计原版

通信原理第7版

通信原理第7版

樊昌信，曹丽娜编著

Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre XPS, Spectre FMC Anal ysis, and Legato Reliability Solu tion User Guide

Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...

Inc. Cadence Design Sys tems

硅基压控振荡器的研究与设计电子科技大学彭羽

硅基压控振荡器的研究与设计电子科技大学彭羽

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...

Rakesh H. Patel & William Bereza

RISC-V手册

RISC-V手册

ANALOG CMOS IC DESIGN 模拟CMOS集成电路设计

ANALOG CMOS IC DESIGN 模拟CMOS集成电路设计

魏廷存 & 陈莹梅 & 胡正飞

高速低功耗SAR ADC的关键技术研究与系统设计

高速低功耗SAR ADC的关键技术研究与系统设计

eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计彭新朝

eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计彭新朝

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)