运放仿真方法整理
USER
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
未知
HFIC chapter 7 low-noise amplifier design
An improved bandgap reference with high power supply rejection ...
Avalon® Interface Specifications
Intel Corporation
Next-Generation ADCs, High-Performance Power Management, and ...
CN101140511B-硅谷数模[..] carry binary adder
Microwave Circuit Design: A Practical Approach Using ADS
Yeom, Kyung-Whan
Jespers-The gm ID Methodology, a sizing tool
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
Fire and Ice QXC to Quantus Migration Guide
Inc. Cadence Design Sys tems
Radio Frequency Integrated Circuits and Systems
Hooman Darabi
MOSAmpNoise.dvi
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
模拟CMOS电路设计折中与优化
频率补偿研究心得
番茄花园
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)