ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
Spectre Circuit Simulator Reference
Inc. Cadence Design Sys tems
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
NoiseDesign.dvi
半导体物理与器件 （第三版）
（美）尼曼著 赵毅强 姚素英 解晓东等译
Virtuoso Parameterized Cell Reference
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Book.DVI
光通信集成电路设计第2版中文——拉扎维
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society
NumericalOptimiza[..]
微波射频电路设计与仿真100例
Administrator
verilog HDL那些事
akuei2
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
Digital Control
高速数字电路设计中信号完整性分析与研究
IEEE Standard for Ethernet