一种适用于微传感器读出电路的低噪声[..] (1)
未知
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Power supply rejection ratio in operational transconductance ...
IEEE
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Fundamentals of High Frequency CMOS Analog Integrated Circuits, ...
高性能音频Delta-Sigma数[..]
ADS2011射频电路设计与仿真实例
徐兴福著
Design of Analog CMOS Integrated Circuits, Second Edition
Behzad Razavi
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
Microsoft Word - 0TitlePageVbook.doc
VC
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
适用于高速闪存的超快无片外电容LDO
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
一种应用于LDO的高性能过温保护电路设计
拉扎维《CMOS集成电路设计》答案手写版
Frequency Compensation of Op-amp and its types Circuit Digest
应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.