Static Timing Analysis final
未知
COMS集成锁相环电路设计
一种低静态电流、高稳定性的LDO线[..]
DESIGN WITH OPERATIONAL AMPLIFIERS AND
393747_Print.indd
0009172
Avalon® Interface Specifications
Intel Corporation
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
计算PSRR的新方法
雨林木风
Embedded Peripherals IP User Guide
低压低功耗电流模CMOS带隙基准电路 孔令荣
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
低压高速LDO电路系统的分析与设计
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
openofdm-readthed[..]
Next-Generation ADCs, High-Performance Power Management, and ...
IEEE Standard for Ethernet