无输出电容的瞬态增强NMOS LDO
未知
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
集成稳压电路系统鲁棒性与快速响应研究
带使能端及保护电路的LDO设计
CMOS模拟集成电路设计与仿真实例 基于Hspice
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
宽带可变增益放大器的研究与设计
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
设计Bandgap时考虑的几个问题
yzx
IP3 and Intermodulation Guide | Maxim Integrated
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
Gabriel Alfonso Rincon-Mora
Voltage References From Diodes to Precision High-Order Bandgap ...
gmId方法原理
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
Session 29V
芯片I／O缓冲及ESD电路设计
Operational Transconductance Amplifiers “OTAs”
Bernhard Boser