锁相环型频率综合器中的高速分频器 袁泉
未知
AM-PM distorion
共源共栅实验五
USER
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
电路
丘关源
Microsoft Word - Bandgap reference design concept and flow.doc
Session 33
Control Systems Engineering
Norman S. Nise
Ring PLL的详细设计博士论文
IEEE Standard for Ethernet
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
RF Circuit Design
Bowick, Christopher;Blyler, John;Ajluni, Cheryl
js.2010.PFD biased with shunt regulator
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
模拟CMOS电路设计折中与优化
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
零点极点