RF Microelectronics 2nd
未知
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA
模拟CMOS集成电路设计 第2版14609998
Analog Design Essentials
sansen
Dynamic offset compensated CMOS amplifiers-Huijsing
ISSCC2021-SC1
实时数字信号处理 实践方法与应用 原书第2版
（美）郭森楙，（美）李鲍勃，（美）田文顺著
A Basic Introduction to the gm ID-Based Design
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
Design Procedure for Two-Stage CMOS Transconductance Operational ...
射频集成电路
John
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
简并点优化的高性能带隙基准电路
python 数值分析
Mirella Misiaszek
射频接收机中模拟信道滤波器设计
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software