一种基于OTA的低功耗高速静态比较[..]
未知
Compact Heat Exchangers – Analysis, Design and Optimization ...
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
Digital Logic and Computer Design
M. MORRIS MANO
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
一种具有高电源抑制比的低功耗CMO[..] 汪宁
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
A0130105
Preeti Sharma
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
运算放大器 理论与设计 9影印版 （荷）惠意欣著
FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
CMOS低压差线性稳压器 [王忆，何乐年 著] 2012年
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
Calibre® DefectReview User's Manual