A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Single miller capacitor frequency compensation technique for ...
未知
拉扎维《CMOS集成电路设计》答案手写版
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
数值分析
射频集成电路中模拟基带滤波器的设计和实现 石欢
Introduction to advance node feathers
88691
fluids-04-00159-v2
Topic 8 Circuit Envelope
Rashaunda Henderson
IEEE Standard for Ethernet
高性能小数分频频率合成技术 刘祖深 压缩版
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
ADI 技术指南合集
eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...
简并点优化的高性能带隙基准电路 应建华
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
CMOS模拟集成电路设计与仿真实例[..]
二级密勒补偿运算放大器
Ray
Simulating Switched-Capacitor Filters with SpectreRF
Ken Kundert