适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
CNKI
EDA与IC设计 CMOS集成电路后端设计与实战
刘峰编著
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
未知
模拟集成电路分析与设计（第二版）
DDS关键公式计算
琥珀主
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
信号与系统习题详解 奥本
电子电路的计算机辅助分析与设计方法.汪蕙
Session 18
Advanced data converters G Manganaro
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
A TIA in CMOS 0.18um
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
CN102393785B-砂力杰-[..]
a-new-semiconduct[..]
CMOS TRANSCONDUCTANCE AMPLIFIER WITH FLOATING OPERATING POINT
Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA ...