te.2005.杨氏零点再发现
未知
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
全单片集成的多模CMOS正交频率综[..]
Analog Circuit Design Volume 3 Design Note Collection
Bob Dobkin, Jim Williams
Microsoft Word - 异步FIFO的设计.doc
Jerry
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
简并点优化的高性能带隙基准电路 应建华
Harmonic Balance for Nonlinear Vibration Problems
Malte Krack
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
高速高精度ADC中基准电压源的研究与设计 (1)
[集成电路掩膜板设计].IC.Ma[..]
Wishbone B4
michael
eetop.cn 线性代数及其应用（英文第四版－Gi[..] Strang
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
untitled
Frontmatter
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
A simple three-terminal IC bandgap reference
A.P. Brokaw