Cadence高速电路板设计
未知
数值分析
CMOS模拟IP线性集成电路 (1)
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
js.2010.PFD biased with shunt regulator
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker
从零开始学IDA逆向1
用于低相位噪声LC VCO的低噪声可调LDO的设计
JSSC 202212
ISSCC2021-SC2
Microsoft Word - LNA.doc
ofdm功能说明文档
Jun Wen Luo
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
16位高速CMOS流水线模数转换器[..] (1)
GPS接收机内带镜像抑制的中频滤波器设计
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
PrimeWave� Design Environment User Guide
Inc. Synopsys
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong