Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
FPGA数字信号处理设计教程-sy[..] generator入门与提高
未知
Session 10
高等数学 第7版 上
同济大学数学系编
IEEE Std 802.11b-1999
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Verilog数字VLSI设计教程
【作 者】李林编著
0-306-47052-7_Boo[..]
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
Internal and external op-amp compensation: a control-centric ...
A Micropower Chopper-Stabilized Operational Amplifier Using ...
Rod Burt;Joy Zhang
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
DUTY CYCLE CORRECTION CIRCUITRY
CMOS带隙电压基准的误差及其改进 陈浩琼
MSSC.2016.B. Razavi-TSPC Logic
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok