理工书库 lilin | Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

Discover (Random Books)

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

A comparative study of various current mirror configurations_ Topologies and characteristics

A comparative study of various current mirror configurations_ ...

Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta

集成电路设计中的电源管理技术

集成电路设计中的电源管理技术

Founder Electronics Ltd

Design of Sigma-Delta Converters in MATLAB

Design of Sigma-Delta Converters in MATLAB

深亚微米CMOS工艺ESD器件结构优化与实验研究

深亚微米CMOS工艺ESD器件结构[..]

数字信号处理时域离散随机信号处理

数字信号处理时域离散随机信号处理

Calibre® Interactive (Classic GUI) User's Manual

Calibre® Interactive (Classic GUI) User's Manual

Siemens Industry Software

CMOS: Circuit Design, Layout, and Simulation

CMOS: Circuit Design, Layout, and Simulation

Session 12: Innovations in Low-Power and Secure IoT

Session 12: Innovations in Low-Power and Secure IoT

芯片漫游指南

芯片漫游指南

Computational electromagnetism variational formulations, complementarity, edge elements by Alain Bossavit, Isaak D. Mayergoyz (z-lib.org)

Computational electromagnetism variational formulations, complementarity, ...

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

Virtuoso Editing 的使用简介

Virtuoso Editing 的使用简介

模拟CMOS集成电路设计拉扎维第1版中文

模拟CMOS集成电路设计拉扎维第1版中文

AN827_RevA.fm

AN827_RevA.fm

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE Press Series on Microelectronic Systems)

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

Session 20

Session 20

Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS