理工书库 lilin | Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

Discover (Random Books)

Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)

Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)

Computational electromagnetism variational formulations, complementarity, edge elements by Alain Bossavit, Isaak D. Mayergoyz (z-lib.org)

Computational electromagnetism variational formulations, complementarity, ...

3P-EBK: CALCULUS EARLY TRANSCENDENTALS

3P-EBK: CALCULUS EARLY TRANSCENDENTALS

ADS基础与低噪放设计

ADS基础与低噪放设计

Switching Power Supplies A to Z

Switching Power Supplies A to Z

Sanjaya_Maniktala

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

刘豹唐万生主编

IP3 and Intermodulation Guide | Maxim Integrated

IP3 and Intermodulation Guide | Maxim Integrated

Analysis and Design of Monolithic, High PSR, Linear Regulators for SoC Applications

Analysis and Design of Monolithic, High PSR, Linear Regulators ...

Kluwer - The Designer's Guide to Spice and Spectre.tif

Kluwer - The Designer's Guide to Spice and Spectre.tif

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

jssc.2005.Replica Compensated Linear Regulators for PLLs

jssc.2005.Replica Compensated Linear Regulators for PLLs

CMOS带隙基准源研究与设计

CMOS带隙基准源研究与设计

The Art of Analog Layout, Second Edition

The Art of Analog Layout, Second Edition

2002 Book On-ChipESDProtectionForIntegra

2002 Book On-ChipESDProtect[..]

深亚微米FPGA结构与CAD设计 12083165 2

深亚微米FPGA结构与CAD设计 12083165 2

Frequency Reconfigurable mm-Wave Power Amplifier With Active Impedance Synthesis in an Asymmetrical Non-Isolated Combiner: Analysis and Design

Frequency Reconfigurable mm-Wave Power Amplifier With Active ...

Chandrakanth R. Chappidi & Kaushik Sengupta

全单片集成的多模CMOS正交频率综合器的研究

全单片集成的多模CMOS正交频率综[..]

Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS