理工书库 lilin | Category: some will apply specifically to our case in question.

Discover (Random Books)

Oversampling Delta-Sigma Data Converters lowRes Candy

Oversampling Delta-Sigma Data Converters lowRes Candy

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

开关变换器的建模与控制 318页 20.6M 书签版

开关变换器的建模与控制 318页 20.6M 书签版

开关电源设计第3版

开关电源设计第3版

（美）普利斯曼，比利斯，莫瑞著

基准源和温度检测模块设计

基准源和温度检测模块设计

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRincon-Mora 著] 2014年版

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版

Session 36: Hardware Security

Session 36: Hardware Security

Session 20

Session 20

Digital integrated circuit design using verilog and systemverilog (Ronald Mehler) (z-lib.org)

Digital integrated circuit design using verilog and systemverilog ...

USB2.0协议中文版

USB2.0协议中文版

Spectre Circuit Simulator Components and Device Models Reference

Spectre Circuit Simulator Components and Device Models Reference

Inc. Cadence Design Sys tems

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION 3RD EDITION

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...

集成稳压电路系统鲁棒性与快速响应研究

集成稳压电路系统鲁棒性与快速响应研究

te.2005.杨氏零点再发现

te.2005.杨氏零点再发现

Triple-Speed Ethernet Intel® FPGA IP User Guide

Triple-Speed Ethernet Intel® FPGA IP User Guide

Intel Corporation

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)

锁相环型频率综合器中的高速分频器袁泉

锁相环型频率综合器中的高速分频器袁泉

NumericalAnalysisWithPython

NumericalAnalysis[..]

Category: some will apply specifically to our case in question.

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.