A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
Frequency Compensation of Op-amp and its types Circuit Digest
未知
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
Session 31
一种带过温保护和折返电流限的LDO设计
asicon.2009.53514[..] Power Supply Rejection
CMOS低压差线性稳压器 [王忆，何乐年 著] 2012年
AMPLIFIER ARCHITECTURE AND APPLICATION THEREOF TO A BAND-GAP ...
High-Speed System and Analog InputOutput Design Thanh T. Tran
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
Computing ACPR from 1Tone HB ADS 2011
aehoward
高性能流水线模数转换器及其数字校准[..] 贾华宇
ESD in Silicon Integrated Circuits
Numerical Analysis (Second Edition)
Walter Gautschi
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
ISSCC2021 Session 29
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.